FAIRCHILD

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

General Description

This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs all change at the same time when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising edge of the clock waveform.

This counter is fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count-enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable

the carry outputs. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the Q_A output when counting up, and approximately equal to the low portion of the Q_A output when counting down. This low-level overflow carry pulse can be used to enable successively cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design. This counter features a fully independent clock circuit. Changes at control inputs (enable \overline{P} , enable \overline{T} , load, up/ down), which modify the operating mode, have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Features

- Fully synchronous operation for counting and programming.
- Internal look-ahead for fast counting.
- Carry output for n-bit cascading
- Fully independent clock circuit

Connection Diagram



© 1998 Fairchild Semiconductor Corporation DS006401 April 1998

DM74LS169A Synchronous

Absolute N	Maximum	Ratings	(Note 1)
------------	---------	---------	----------

Supply Voltage
Input Voltage
Operating Free Air Temperature Range

DM54LS and 54LS	
DM74LS	
Storage Temperature Range	

-55°C to +125°C 0°C to +70°C -65°C to +150°C

Recommended Operating Conditions

Symbol	I Parameter		C	DM54LS169A		DM74LS169A			Units
			Min	Nom	Max	Min	Nom	Max	
V _{cc}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltag	ge	2			2			V
VIL	Low Level Input Voltag	le			0.7			0.8	V
I _{OH}	High Level Output Cur	rent			-0.4			-0.4	mA
I _{OL}	Low Level Output Curr	ent			4			8	mA
f _{CLK}	Clock Frequency (Note	e 2)	0		25	0		25	MHz
	Clock Frequency (Note	e 3)	0		20	0		20	MHz
t _w	Clock Pulse Width (No	te 4)	25			25			ns
t _{su}	Setup Time	Data	20			20			
	(Note 4)	Enable	20			20			1
		T or P							ns
		Load	25			25			
		U/D	30			30			1
t _H	Hold Time (Note 4)	•	0			0			ns
TA	Free Air Operating Ter	nperature	-55		125	0		70	°C

7V

7V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{\rm CC}$ = Min, I _I = -18 mA			(-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
VoL	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I_{OL} = 4 mA, V_{CC} = Min	DM74		0.25	0.4	
I,	Input Current @ Max	V _{CC} = Max	Enable T			0.2	mA
	Input Voltage	$V_1 = 7V$	Others			0.1	
IIH	High Level Input	V _{CC} = Max	Enable T			40	μA
	Current	V ₁ = 2.7V	Others			20	
I	Low Level Input	V _{CC} = Max	Enable T			-0.8	mA
	Current	$V_{I} = 0.4V$	Others			-0.4	
l _{os}	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 6)	DM74	-20		-100	
I _{cc}	Supply Current	V _{CC} = Max(Note 7)			20	34	mA

Note 5: All typicals are at V_{CC} = 5V and T_A = 25°C.

Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 7: I_{CC} is measured after a momentary 4.5V, then ground, is applied to the CLOCK with all other inputs grounded and all the outputs open.

		From (Input)	R _L = 2 kΩ				
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock		25		20		MHz
	Frequency						
t _{PLH}	Propagation Delay Time	Clock to		35		39	ns
	Low to High Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Clock to		35		44	ns
	High to Low Level Output	Ripple Carry					
t _{PLH}	Propagation Delay Time	Clock to		20		24	ns
	Low to High Level Output	Any Q					
t _{PHL}	Propagation Delay Time	Clock to		23		32	ns
	High to Low Level Output	Any Q					
t _{PLH}	Propagation Delay Time	Enable T to		18		24	ns
	Low to High Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Enable T to		18		28	ns
	High to Low Level Output	Ripple Carry					
t _{PLH}	Propagation Delay Time	Up/Down to		25		30	ns
	Low to High Level Output	Ripple Carry (Note 8)					
t _{PHL}	Propagation Delay Time	Up/Down to		29		38	ns
	High to Low Level Output	Ripple Carry (Note 8)					

Note 8: The propagation delay from UP/DOWN to RIPPLE CARRY must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum, the ripple carry output transition will be in phase. If the count is maximum, the ripple carry output will be out of phase.



4





6





- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury
 - 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor	Fairchild Semiconductor	Fairchild Semiconductor	National Semiconductor
Corporation	Europe	Hong Kong Ltd.	Japan Ltd.
Americas	Fax: +49 (0) 1 80-530 85 86	13th Floor, Straight Block,	Tel: 81-3-5620-6175
Customer Response Center	Email: europe.support@nsc.com	Ocean Centre, 5 Canton Rd.	Fax: 81-3-5620-6179
Tel: 1-888-522-5372	Deutsch Tel: +49 (0) 8 141-35-0	Tsimshatsui, Kowloon	
	English Tel: +44 (0) 1 793-85-68-56	Hong Kong	
	Italy Tel: +39 (0) 2 57 5631	Tel: +852 2737-7200	
ww.fairchildsemi.com		Fax: +852 2314-0061	

0.371-0.390

(9.423-9.906)

6 15 14 13 12 11 10

0.015 - 0.019

(0.381 - 0.482)TYP

16-Lead Ceramic Flat Package (W)

Package Number W16A

.

0.300

(7.620) MAX GLASS

¥

PIN NO. 1

IDENT

 0.050 ± 0.005

 $\overline{(1.270 \pm 0.127)}$

0.250-0.370 (6.350 - 9.398)

.

0.245-0.275

(6.223 - 6.985)

0.250 - 0.370

(6.350-9.398)

W16A (REV H)

- 0.000 MIN TYP

түр

0.008 - 0.012

(0.203-0.305)

DETAIL A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications